

It will be appreciated that the circuits illustrated in FIG. 5 for next bit generator 404 and sequence generator 408 may be replaced with other circuits as is generally known in the art to achieve the same function as pattern generator 500. Additionally, the circuits illustrated in FIG. 5 may be altered as generally known in the art to respond to other ranges of numbers described in this application.

In the foregoing specification, the invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

What is claimed is:

1. A method for generating a serial pattern comprising a first plurality of bits, the method comprising the steps of:
 - (A) generating a second plurality of bits having a first value and a least significant bit, wherein the second plurality of bits includes less bits than the first plurality of bits;
 - (B) comparing the first value with at least one number;
 - (C) if the first value is equal to the at least one number, then generating a next bit in the serial pattern having a same state as the least significant bit in the second plurality of bits; and
 - (D) if the first value is not equal to the at least one number, then generating the next bit in the serial pattern having a complement state of the least significant bit in the second plurality of bits.

* * * * *

(D) if the first value is not equal to the at least one number, then generate the next bit in the pattern having a complement state of the least significant bit in the second plurality of bits.

18. The medium of Claim 17, wherein the sequence of instructions further causes the digital signal processing device to:

(E) shift the second plurality of bits, wherein the second plurality of bits have a second value; and

(F) load the least significant bit with the next bit.

09490047-012700